


Fundamentals of Silicon Processing and Microelectronic Devices- An Overview

**Freidoon Mehrad
Catalyte IC Design
Dallas, TX
Jan 28, 2011**

1. Interaction of Semiconductor Manufacturing Teams

Semiconductor Manufacturing




3. Energy band diagram

Two groups of Semiconductors

Elemental Semiconductors: They are single elemental Semiconductors, from column IV of the periodic table (Si, Ge, C).

Compound Semiconductors: They are formed by using two or more elements from groups II through VI of the periodic table. For example from group III –V compounds is GaAs, GaP.



eV (Electron Volt): The kinetic energy gained by an electron if it starts at rest and drops in a potential difference of 1-volt.


Electron affinity: The energy needed to move an electron from the edge of the conduction band (E_c) and place it outside of the material (Vacuum)

Work function: The energy needed to move an electron from the Fermi level (E_f) and place it outside of the material (Vacuum)


5. Layout, Floor plan, Photo Mask

Phase shift mask


Binary



Alternating




Attenuated



7. Process Modules

a. Implant Module




Problems:

- a) Ion Channeling creates impl tail
 - * 7-degree tilt
 - * Pre amorphization implp
 - * Screening oxide
- b) Substrate amorphization
- c) Defects and dislocation

A diamond cubic crystal viewed from the [<110>](#) direction, showing hexagonal ion channels.

Source: Wikipedia




8. Metrology and PFA tools

b – TEM (Transmission Electron Microscope)


Sample Prep:

- Use ion milling (Ga) to etch away silicon
- Check under SEM
- Cut a thin sample




High energy electron beam transmitted through a very thin sample to image the microstructure of materials with atomic scale resolution

Source: Wikipedia




9. Generic CMOS Process Flow Integration

a - STI (Shallow Trench Isolation) + CMP




2-D TEM picture of STI



3-D TEM picture of STI

Why STI over LOCOS (Field Oxide)?

- 1) No waste of silicon due to bird's beak
- 2) Planar surface
- 3) Stress induced silicon dislocations




Local Oxidation of Silicon

9. Generic CMOS Process Flow Integration



c - Gate Dielectric / Poly

Gate CD bias reduction between PMOS and NMOS


For example, NMOS is doped with phos to reduce poly depletion and PMOS is un-doped




Implant "Si" to convert the "Poly silicon" to "Amorphous Silicon. The extra implanted Si atoms will act just like the Si with no side-effects. But the gate etch process will see the effect of "amorphous poly" more than the effect of doping. Therefore there will be no CD bias between n-poly and p-poly.



N-poly Impl + anneal + Si=1E15/20KeV



P-poly + anneal + Si=1E15/20KeV




N-poly Impl + no anneal + Si=1E15/20KeV₈

9. Generic CMOS Process Flow Integration

f – Source/ Drain

Process sequence:

- a) N-SD patt / impl / clean
- b) P-SD patt / impl / clean



f – Source/ Drain

Issues:

- (1) Harder to silicide narrow poly line
- (2) SD impl might overrun the LDD
- (3) Cont spacing to SW
- (4) Diode leakage (Active silicide to Junction)

Solution:

Add a short “timed” dry SW etch post SD anneal





Fig. 1





Fig. 2

Diode leakage

10. Transistor performance

b – Metal gate

Why metal gate?



Poly depletion will reduce the gate capacitance where it will lead to less Charge in the inversion layer. This will reduce the transistor performance.

Issues:

- 1) Process integration complexity and cost
- 2) Getting the right work function for CMOS

