

# **IC Design/ Methodology Training-Overview**

**Faizul Alam  
Oren Eliezer  
Bhanu Kapoor  
Paul Hylander**

**Nov 23, 2010  
Dallas, TX**


## Outline

- **Services offered from CatalyteIC**
- **Course offerings for Q4\_2010, Q1\_2011**
- **Going forward- Q1-Q2, 2011**
- **Highlights- Sample Training modules**
- **FAQ**
- **How you can get involved**
- **Q/A**

## Services offered from CatalyteIC

- [www.catalyteic.com/ic-design/design-services](http://www.catalyteic.com/ic-design/design-services)
- [www.catalyteic.com/training](http://www.catalyteic.com/training)

# Extended services through collaboration



## The advantages of trainings from CatalyteIC

- **Developers/Instructors-** Industry experts with average 10-20 years of "real-world" experience in their areas of expertise.
- **Modular course contents-** addressing the needs of designers at all level.
- **EDA tool and Technology independent.** Emphasis on the "basic concepts" with simplified "real world" examples.
- **Take the complete ownership of the problem.** Training is just the first step toward a complete solution.
- **Transforming yourself from a basic user to a power user.**

# Outline

- **Services offered from CatalyteIC**
- **Course offerings for Q4\_2010, Q1\_2011**
- **Going forward- Q1-Q2, 2011**
- **Highlights- Sample Training modules**
- **FAQ**
- **How you can get involved**
- **Q/A**

## Course offerings for Q4\_2010, Q1\_2011

- <http://www.catalyteic.com/ic-design/current-courses>
- <http://www.catalyteic.com/ic-design/upcoming-courses>
- **Sample \_1\_page version of the training module-**  
[www.catalyteic.com/ic-design/soc-power-management-design-and-verification](http://www.catalyteic.com/ic-design/soc-power-management-design-and-verification)

# Outline

- **Services offered from CatalytelC**
- **Course offerings for Q4\_2010, Q1\_2011**
- **Going forward- Q1-Q2, 2011**
- **Highlights- Sample Training modules**
- **FAQ**
- **How you can get involved**
- **Q/A**

## Near term event- Dec-Jan

- **30-45 min webinar on each module**
- **Another similar event in Jan\_11**

## Going forward- Q1-Q2, 2011

- Extending course offerings to major semiconductor cities (San Jose, Irvine, Boston, Portland, Phoenix...)
- 1-2 day workshops on entire set of CatalytIC training modules (late Q1\_11).

## Outline

- Services offered from CatalyteIC
- Course offerings for Q4\_2010, Q1\_2011
- Going forward- Q1-Q2, 2011
- Highlights- Sample Training modules
- FAQ
- How you can get involved
- Q/A

## Highlights- Sample Training module

- **Custom Design Flow – Basic to Advanced- Faizul Alam**
- **SoC Power Management Design and Verification- Dr. Bhanu Kapoor**
- **Design and Verification with SystemC- Dr. Bhanu Kapoor**
- **Design and Productization of Digitally-Intensive RF Transceiver SoCs- Dr. Oren Eliezer**
- **Introduction to system verilog for designers and verification engineers- Paul Hylander**

# Outline

- **Services offered from CatalyteIC**
- **Course offerings for Q4\_2010, Q1\_2011**
- **Going forward- Q1-Q2, 2011**
- **Highlights- Sample Training modules**
- **FAQ**
- **How can you get involved**
- **Q/A**

## FAQs

- **Course day**

Typically – 1 day long. Last 1-2 hr – Open session (real world problems) [9 to 5]

- **Refund Policy/ Discounts**

[www.catalyteic.com/ic-design/catelyte-ic-design-cic-policy](http://www.catalyteic.com/ic-design/catelyte-ic-design-cic-policy)

## How you can get involved

- **Spread the word**
- **Get engaged with CatalytelC (In the \_ES world- Be a module developer, Instructor, Take a course, Show where the pains are....)**


**Q/A**

**Thank you**

# Backup slides

## Custom Design Flow- Default To Power




**Training Manual**  
**July 15, 2009**  
**Catalyte IC Design**



## *Advanced Topics*


- ***Quantify Layout Utilization (QLU)***
- ***Parasitic Extraction Validation Flow***
  
- ***QRC Techfile generation- 6lm/7lm/8lm, min/nom/max, TC0/TC25.. (7d -> 1d -> 6 hr)***
- ***LVS deck (10k line -> 1k -> 50 line)***
- ***LVS deck (Options/ Switches)***
- ***Speed up DRC (deck split, design split, multi-CPU, LSF)***
- ***spice- *1\_page\_view****
- ***Parasitic extraction- *1\_page\_view****

## QLU Illustration- Area used by various devices inside module mod\_analog




- Overall utilization of area by different categories of devices
- DENMOS consumed most spaces for mod\_analog


# Parasitic Extraction Validation



S	T	U	V	W	X	Y	Z	AA	AB	AC	AD	AE	AF	AG									
FABLOT	SMS	JTE	SMS_DEYTOOL	SIT	MNCPIA1	MNCPIA1	MNCPIA1	MNCPIA1	MNCPIA1	MNCPIA1	MNCPIA1	MNCPIA1	MNCPIA1	MNCPIA1									
D7E/20361				DMO36	0.230569	0.426474	0.262801	0.27649	0.277282	0.261217	0.818652	0.530925	0.89133	0.12372									
D7E/20361				DM036	0.23022	0.426909	0.262001	0.274226	0.278075	0.261301	0.821928	0.535356	0.897297	0.121354									
D7E/20361				DM036	0.231012	0.431334	0.254998	0.275246	0.273209	0.248208	0.790641	0.519108	0.873996	0.121233									
D7E/20361				DM036	0.221648	0.430908	0.244248	0.269476	0.272078	0.242777	0.782425	0.511906	0.87062	0.119083									
D7E/20361				DM036	0.225242	0.429394	0.252846	0.267213	0.272078	0.25047	0.788164	0.522148	0.878387	0.120214									
D7E/20361				DM036	0.218788	0.427436	0.240621	0.262228	0.270147	0.249445	0.830007	0.538003	0.882977	0.116854									
D7E/20361				DM036	0.216977	0.429058	0.243233	0.257024	0.262907	0.244354	0.808175	0.522894	0.68687	0.113652									
D7E/20361				DM036	0.220371	0.430505	0.232023	0.256232	0.262681	0.241187	0.791917	0.507274	0.844596	0.118627									
D7E/20361				DM036	0.213131	0.436113	0.238215	0.262115	0.270147	0.240621	0.793882	0.510764	0.861704	0.117723									
D7E/20361				DM036	0.209624	0.434247	0.233155	0.258459	0.264491	0.248314	0.830459	0.524608	0.864405	0.119304									
D7E/20361				DM036	0.209285	0.437595	0.229761	0.254309	0.264943	0.243675	0.800688	0.518631	0.858891	0.11854									
D7E/20361				DM036	0.207701	0.428517	0.23657	0.242318	0.261889	0.239263	0.790956	0.511889	0.870258	0.116887									
D7E/20361				DM036	0.211887	0.430798	0.240169	0.247635	0.263473	0.247974	0.819542	0.525284	0.882651	0.115697									
					dut1	dut2	dut3	dut4	dut5	dut6	dut7	dut8	dut9	dut10	dut11	dut12	dut13	dut14	dut15				
					std dev	0.011892	0.005	0.011974	0.016638	0.006688	0.011722	0.033143	0.035452	0.057635	0.056933	0.052921	0.028798	0.015307	0.055135				
					median	nom	0.223781	0.432007	0.246259	0.262115	0.273882	0.260237	0.803914	0.521232	0.868567	0.121683	0.888976	0.691427	0.467489	0.949269			
					med+3sig max	0.259458	0.447007	0.281161	0.32103	0.298947	0.285403	0.903342	0.627589	1.042079	0.138673	0.151539	0.51342	1.114674					
					med-3sig min	0.168104	0.417007	0.239357	0.2032	0.246817	0.215071	0.704465	0.414875	0.695061	0.104603	0.686213	0.603034	0.421576	0.733364				



# ext2Si\_val



# •EDA Tools/Terminology- Simplified

Function	Cadence	Synopsys	Mentor	Magma	IDM1	IDM2	Comments
Schematic	Composer	Galaxy	-	-	-	-	-
Circuit simulation	spectre	Hspice	-	-	Power spice	Spectre	-
Fast Spice	ultra-sim	Nano-sim	-	finesim	-	-	-
Layout (Manual)	VLE	Galaxy	IC-Station	-	-	-	-
Automated custom layout	VXL,VCP VCR	Orion	-	-	-	-	Laker
Physical Verification -DRC -LVS -ERC	Assura (PVS, Dracula, Diva, Vampire)	Hercules	Calibre	Quartz DRC/LVS	Niagara	Hercules K2 (GV,SV)	-
Parasitic Extraction (R, C, L, K)	QRC (RCX)	Star-RCXT	Xcalibre	Quartz RC	Erie	QRC Star-RCXT	-Raphael, QuickCap
Database							
Tapeout	-	-	-	-	RIT	PG	
Layout DB	DFII/OA	Milkyway	-	Volcano			
DFM	LPA LEA	LCC CMP	-LFD yieldEnhancer	Yield-Analyzer	-	-	-